��ͣ���?j��n)?sh��) N �ϳ���
PLL����
ݔ�룺�r(sh��)�
ݔ�����r(sh��)�
���� - ݔ��:ݔ����2��2
��� - ݔ��:ݔ�����o/�o
�l�� - ���ֵ��75MHz
���l��/���l������/��
늉� - �Դ��3.1 V ~ 3.5 V
�����ضȣ�-10��C ~ 70��C
���b��ͣ������N�b
���b/�⚤��10-TFSOP��10-MSOP��0.118"��3.00mm ����
����(y��ng)���������b��10-MSOP
�o�U��r/RoHs���o�U/����RoHs
��̖ | �������� | ���a(ch��n)�S�� | �S��LOGO | PDF��С | PDF퓔�(sh��) | PDF�ļ� | ���P(gu��n)��̖ | ��һ��A(y��)�[ | �a(ch��n)Ʒُ�I |
---|---|---|---|---|---|---|---|---|---|
CS2000CP-DZZ | Fractional-N Clock Synthesizer & Clock Multiplier | CIRRUS[Cirrus Logic] | 1269.42 Kbytes | ��37� | ![]() | ![]() |
�a(ch��n)Ʒُ�I | ||
CS2000CP-DZZR | Fractional-N Clock Synthesizer & Clock Multiplier | CIRRUS[Cirrus Logic] | 1269.42 Kbytes | ��37� | ![]() | ![]() |
�a(ch��n)Ʒُ�I |
�P(gu��n)ע�ٷ���
����IC�W(w��ng)���������ķ���Ӎ�Ƽ�����˾��(d��)���\(y��n)�I
����IC�W(w��ng) ( www.cpg-daxis.com ) ���(qu��n)����?2014-2023 ��ICP��15059004̖